







SLOS382A - SEPTEMBER 2001 - REVISED JANUARY 2009

LOW-NOISE, HIGH-SPEED, 450 mA CURRENT FEEDBACK AMPLIFIERS

FEATURES

- Low Noise:
 - 2.9 pA/√Hz Noninverting Current Noise
 - 10.8 pA/√Hz Inverting Current Noise
 - 2.2 nV/√Hz Voltage Noise
- High Output Current: 450 mA
- High Speed:
 - 128 MHz , -3 dB BW(R_L = 50 Ω, R_F = 470 Ω)
 - 1550 V/ μ s Slew Rate (G = 2, R_L = 50 Ω)
- Wide Output Swing:
 - 26 V_{PP} Output Voltage, $R_L = 50 \Omega$
- Low Distortion:
 - -80 dBc (1 MHz, 2 V_{PP}, G = 2)
- Low Power Shutdown Mode (THS3125):
 - 370-μA Shutdown Supply Current
- Standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD Package

APPLICATIONS

- Video Distribution
- Instrumentation

- Line Drivers
- Motor Drivers
- Piezo Drivers

DESCRIPTION


The THS3122/5 are low-noise, high-speed current feedback amplifiers, with high output current drive. This makes them ideal for any application that requires low distortion over a wide frequency with heavy loads. The THS3122/5 can drive four serially terminated video lines while maintaining a differential gain error less than 0.03%.


The high output drive capability of the THS3122/5 enables the devices to drive $50-\Omega$ loads with low distortion over a wide range of output voltages:


- -80 -dBc THD at 2 V_{PP}
- -75 -dBc THD at 8 Vpp

The THS3122/5 can operate from ± 5 V to ± 15 V supply voltages while drawing as little as 7.2 mA of supply current per channel. They offer a low power shutdown mode, reducing the supply current to only 370 μ A. The THS3122/5 are packaged in a standard SOIC, SOIC PowerPAD, and TSSOP PowerPAD packages.

VOLTAGE NOISE AND CURRENT NOISE









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



AVAILABLE OPTIONS(1)

		PACKAGED DEVICE					
TA	SOIC-8 (D)	SOIC-8 PowerPAD (DDA)	SOIC-14 (D)	TSSOP-14 (PWP)	EVALUATION MODULES		
0°C to 70°C	THS3122CD	THS3122CDDA	THS3125CD	THS3125CPWP	THS3122EVM		
-40°C to 85°C	THS3122ID	THS3122IDDA	THS3125ID	THS3125IPWP	THS3125EVM		

NOTE 1: For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC+} to V _{CC-}	
Output current (see Note 2)	
Differential input voltage	
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	See Dissipation Ratings Table
Operating free-air temperature, T _A : Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage temperature, T _{stq} : Commercial	–65°C to 125°C
Industrial	–65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 2: The THS3122 and THS3125 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	hetaJA	T _A = 25°C POWER RATING
D-8	95°C/W‡	1.32 W
DDA	67°C/W	1.87 W
D-14	66.6°C/W [‡]	1.88 W
PWP	37.5°C/W	3.3 W

[‡] This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ JA is168°C/W for the D-8 package and 122.3°C/W for the D-14 package.

recommended operating conditions

		MIN	NOM N	IAX	UNIT
	Dual supply	±5		±15	.,
Supply voltage, V _{CC+} to V _{CC-}	Single supply	10		30	V
	C-suffix	0		70	
Operating free-air temperature, T _A	I-suffix	-40		85	°C
Object de comme de la contraction de discourse de la CNID de la	High level (device shutdown)	2			
Shutdown pin input levels, relative to the GND pin	Low level (device active)			8.0	V



2

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F= 750 Ω , R_L = 100 Ω (unless otherwise noted)

dynamic performance

	PARAMETER		TEST CONDITI	IONS	MIN TYP MA	X UNIT
		D. 50.0	$R_F = 50 \Omega$	V _{CC} = ±5 V	138	
	On all almost bear decides (O dD)	$R_L = 50 \Omega$	G = 1	V _{CC} = ±15 V	160	
	Small-signal bandwidth (–3 dB)	R _F =470 Ω,	R _F =470 Ω,	V _{CC} = ±5 V	126	
DW		$R_L = 50 \Omega$	G = 2	V _{CC} = ±15 V	128	- MHz
BW	Donatuidsh (O.4 dD)	•	R _F = 470 Ω,	V _{CC} = ±5 V	20	
	Bandwidth (0.1 dB)		G = 2	V _{CC} = ±15 V	30	
	Full a succession of the state	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	V _{O(PP)} = 4 V	$V_{CC} = \pm 5 \text{ V}$	47	N411-
	Full power bandwidth	G = -1	V _{O(pp)} = 20 V	$V_{CC} = \pm 15 \text{ V}$	64	MHz
			V _O = 10 V _{PP}	$V_{CC} = \pm 15 \text{ V}$	1550	
SR	Slew rate (see Note 3), G=8	G = 2 $R_F = 680 \Omega$	V- 5V	$V_{CC} = \pm 5 \text{ V}$	500	V/μs
		117 - 000 32	$V_O = 5 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	1000	
	Cattling time to 0.49/	C 1	V _O = 2 V _{PP}	$V_{CC} = \pm 5 \text{ V}$	53	
t _S	Settling time to 0.1%	G = -1	$V_O = 5 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	64	ns

NOTE 3: Slew rate is defined from the 25% to the 75% output levels.

noise/distortion performance

	PARAMET	ER		TEST CONDITIO	NS	MIN TYP	MAX	UNIT
				R _F = 470 Ω,	V _{O(PP)} = 2 V	-80		
THD	Tatal hammania diatant		$V_{CC} = \pm 15 \text{ V}$, f = 1 MHz	V _{O(PP)} = 8 V	-75		4Da
טחו	Total harmonic distort	$G = 2$, $R_F = 470 \Omega$,		V _{O(PP)} = 2 V	-77		dBc	
			$V_{CC} = \pm 5 V$,	f = 1 MHz	V _{O(PP)} = 5 V	-76		
Vn	Input voltage noise		V _{CC} = ±5 V,	±15 V	f = 10 kHz	2.2		nV/√Hz
Ι.	Leavet comment and a	Noninverting Input		145.1/	(40111-	2.9		pA/√Hz
In	Input current noise	Inverting Input	$V_{CC} = \pm 5 \text{ V}, $	±15 V	f = 10 kHz	10.8		pa/√Hz
	Canadalla		G = 2,	f = 1 MHz,	$V_{CC} = \pm 5 \text{ V}$	-67		dD.
	Crosstalk		$V_O = 2 V_{PP}$		$V_{CC} = \pm 15 \text{ V}$	-67		dBc
	Differential main amount		G = 2	$R_1 = 150 \Omega$	$V_{CC} = \pm 5 \text{ V}$	0.01%		
	Differential gain error		40 IRE modu	_	$V_{CC} = \pm 15 \text{ V}$	0.01%		
	Differential phase and		±100 IRE Rai		$V_{CC} = \pm 5 V$	0.011°		
	Differential phase erro)T	NTSC and PA	AL .	$V_{CC} = \pm 15 \text{ V}$	0.011°		



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F = 750 Ω , R_L = 100 Ω (unless otherwise noted) (continued)

dc performance

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
	lanut offeet voltege		T _A = 25°C		6	10	
	Input offset voltage	V _{IC} = 0 V,	T _A = full range			13	\ <i>/</i>
۷ıO	Channel effect valtage matching	$V_O = 0 V$, $V_{CC} = \pm 5 V$,	T _A = 25°C		1	3	mV
	Channel offset voltage matching	V _{CC} = ±15 V	T _A = full range			4	
	Offset drift		T _A = full range		10		μV/°C
	IN Januthia comen	V _{IC} = 0 V,	T _A = 25°C		6	23	
١.	IN- Input bias current	$V_{O} = 0 V$	T _A = full range			30	4
lΒ	INI. Input bing ground	$V_{CC} = \pm 5 \text{ V},$	T _A = 25°C		0.33	2	μΑ
	IN+ Input bias current	$V_{CC} = \pm 15 \text{ V}$	T _A = full range			3	
1	lanut effect ourrent	V _{IC} = 0 V, V _O = 0 V,	T _A = 25°C		5.4	22	4
ΙΙΟ	Input offset current	$V_{CC} = \pm 5 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$	T _A = full range			30	μΑ
ZOL	Open loop transimpedance	V _{CC} = ±5 V, V _{CC} = ±15 V	R _L = 1 kΩ,		1		МΩ

input characteristics

	PARAMETER	TEST CONDI	MIN	TYP	MAX	UNIT	
V	lanut common mode valtana non co	V _{CC} = ±5 V	T _A = full range	±2.5	±2.7		
VICR	Input common-mode voltage range	V _{CC} = ±15 V		±12.5	±12.7		V
OO - 1		T _A = 25°C	58	62			
CMRR	Common-mode rejection ratio	$V_{I} = -2.5 \text{ V to } 2.5 \text{ V}$	T _A = full range	56			dB
CIVIKK	Common-mode rejection ratio	$V_{CC} = \pm 15 \text{ V},$	T _A = 25°C	63	67		uБ
		$V_{\parallel} = -12.5 \text{ V to } 12.5 \text{ V}$	T _A = full range	60			
Б.	lanut resistance	IN+			1.5		МΩ
RĮ	Input resistance	IN-			15		Ω
Ci	Input capacitance				2		pF

output characteristics

	PARAMETER	TE	ST CONDITIONS	3	MIN	TYP	MAX	UNIT
		$G = 4$, $V_I = 1.06 V$, $V_{CC} = \pm 5 V$	$R_L = 1 \text{ k}\Omega,$	T _A = 25°C		4.1		V
		G = 4, V _I = 1.025 V,	D 500	T _A = 25°C	3.8	4		
.,	Output and to a section	$V_{CC} = \pm 5 \text{ V}$	$V_{CC} = \pm 5 V$ $R_L = 50 \Omega$, T_A	T _A = full range	3.7			V
VO	Output voltage swing	$G = 4$, $V_I = 3.6 V$, $V_{CC} = \pm 15 V$	$R_L = 1 \text{ k}\Omega,$	T _A = 25°C		14.2		V
		$G = 4$, $V_1 = 3.325$ V,	50.0	T _A = 25°C	12	13.3		.,
		$V_{CC} = \pm 15 \text{ V}$	$R_L = 50 \Omega$,	T _A = full range	11.5			V
		$G = 4$, $V_I = 1.025 V$, $V_{CC} = \pm 5 V$	R _L = 10 Ω,	T _A = 25°C	200	280		mA
Ю	Output current drive	$G = 4$, $V_I = 3.325 V$, $V_{CC} = \pm 15 V$	$R_L = 25 \Omega$,	T _A = 25°C	360	440		mA
ro	Output resistance		open loop	T _A = 25°C		14		Ω



4

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F = 750 Ω , R_L = 100 Ω (unless otherwise noted) (continued)

power supply

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
		V 15V	T _A = 25°C		7.2	9	
	Ouissant surrent (ner channel)	$V_{CC} = \pm 5V$	T _A = full range			10	A
Icc	Quiescent current (per channel)	V 145.V	T _A = 25°C		8.4	10.5	mA
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range			11.5	
		.5.7.4.7	T _A = 25°C	53	60		
DODD		$V_{CC} = \pm 5 \text{ V} \pm 1 \text{ V}$	T _A = full range	50			15
PSRR	Power supply rejection ratio	.45.4.4.4	T _A = 25°C	60	69		dB
		$V_{CC} = \pm 15 \text{ V} \pm 1 \text{ V}$	T _A = full range	55			

shutdown characteristics (THS3125 only)


	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
ICC(SHDN)	Shutdown quiescent current (per channel)		V _(SHDN) = 3.3 V		370	500	μΑ
t _{DIS}	Disable time (see Note 4)				200		ns
tEN	Enable time (see Note 4)	GND = 0 V VCC = ±5 V to ±15 V			500		ns
IL(SHDN)	Shutdown pin low level leakage current	VCC = ±3 V t0 ±13 V	V(SHDN) = 0 V		18	25	μΑ
IH(SHDN)	Shutdown pin high level leakage current		V(SHDN) = 3.3 V		110	130	μΑ

NOTE 4: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.


TYPICAL CHARACTERISTICS Table of Graphs

			FIGURE
	Small signal closed loop gain	vs Frequency	1 – 10
	Small and large signal output	vs Frequency	11, 12
		vs Frequency	13, 14, 15
	Harmonic distortion	vs Peak-to-peak output voltage	16, 17
V _n , I _n	Voltage noise and current noise	vs Frequency	18
CMRR	Common-mode rejection ratio	vs Frequency	19
	Crosstalk	vs Frequency	20
Z _o	Output impedance	vs Frequency	21
SR	Slew rate	vs Output voltage step	22
		vs Free-air temperature	23
VIO	Input offset voltage	vs Common-mode input voltage	24
lΒ	Input bias current	vs Free-air temperature	25
۷o	Output voltage	vs Load current	26
		vs Free-air temperature	27
	Quiescent current	vs Supply voltage	28
Icc	Shutdown supply current	vs Free-air temperature	29
	Differential gain and phase error	vs 75 Ω serially terminated loads	30, 31
	Shutdown response		32
	Small signal pulse response		33, 34
	Large signal pulse response		35, 36





SMALL SIGNAL CLOSED LOOP GAIN



SMALL SIGNAL CLOSED LOOP GAIN




Figure 1






Figure 2

SMALL SIGNAL CLOSED LOOP GAIN




Figure 3

SMALL SIGNAL CLOSED LOOP GAIN





Figure 4





SMALL SIGNAL CLOSED LOOP GAIN




Figure 5



Figure 6

SMALL SIGNAL CLOSED LOOP GAIN





Figure 7 Figure 8


Figure 9



Small Signal Closed Loop Gain - dB



SMALL AND LARGE SIGNAL OUTPUT



SMALL AND LARGE SIGNAL OUTPUT




Figure 10




Figure 11




Figure 12




Figure 13




Figure 16

Figure 14




Figure 15




Figure 17

Figure 18








Figure 26

Figure 27

Figure 25




Figure 28

DIFFERENTIAL PHASE AND GAIN ERROR




Figure 30

SHUTDOWN SUPPLY CURRENT




Figure 29

DIFFERENTIAL PHASE AND GAIN ERROR






Figure 31








Figure 32 Figure 33 Figure 34






Figure 35




Figure 36



Revision History

DATE	REV	PAGE	SECTION	DESCRIPTION				
1/09	۸	4	Electrical Characteristics	Changed values for input offset voltage and channel offset voltage matching.				
1/09	Α	5	Electrical Characteristics	Changed PSRR values for VCC = ±15 V ±1 V.				

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
THS3122CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122CDDA	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122CDDAG3	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122CDDAR	ACTIVE	SO Power PAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122CDDARG3	ACTIVE	SO Power PAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122IDDA	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122IDDAG3	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122IDDAR	ACTIVE	SO Power PAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122IDDARG3	ACTIVE	SO Power PAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS3122IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125CPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125CPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125IPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125IPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125IPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125IPWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS &	CU NIPDAU	Level-2-260C-1 YEAR



PACKAGE OPTION ADDENDUM

28-Aug-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
					no Sb/Br)		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Apr-2009

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3122CDDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3122CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3122IDDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3125IPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.8	5.4	1.6	8.0	12.0	Q1

www.ti.com 25-Apr-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3122CDDAR	SO PowerPAD	DDA	8	2500	346.0	346.0	29.0
THS3122CDR	SOIC	D	8	2500	346.0	346.0	29.0
THS3122IDDAR	SO PowerPAD	DDA	8	2500	346.0	346.0	29.0
THS3125IPWPR	HTSSOP	PWP	14	2000	346.0	346.0	29.0

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

PowerPAD is a trademark of Texas Instruments.




THERMAL PAD MECHANICAL DATA DDA (R-PDSO-G8)

THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DDA (R-PDSO-G8) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



THERMAL PAD MECHANICAL DATA




PWP (R-PDSO-G14)

THERMAL INFORMATION

This PowerPAD $^{\mathsf{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

PWP (R-PDSO-G14) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated